



1st. International Workshop on the Impact of Low Power design on Test and Reliability (LPonTR)

Hotel Magestic, Pallanza, Lago Maggiore, Italy
Thursday, May, 29, 2008

LPonTR Programme

8:00 – 8:45	45m	Registration
8:45 – 9:00	15m	Opening Remarks (<i>J.P. Teixeira, Alex Bystrov</i>)
9:00 – 10:40	1h 40m	Session 1 – Trends on LP Nano-silicon Systems and Power Management (chair: Gert Jervan, Tallinn Univ., Estonia)
		1.1. (Invited) <i>Tom W. Williams</i> , Synopsys Fellow, USA, “Moore’s/Dennard Law and Low Power Techniques”
		1.2. (Invited) <i>Sandip Kundu</i> , Univ. Massachusetts at Amherst, USA, “Emerging Trends in Nano-silicon Systems and their Implications on Design and Test”
		1.3. (Invited) <i>Bashir Al-Hashimi</i> , Southampton Univ., <i>Peter Harrod</i> , ARM, UK, “Impact of Adaptive Energy Management on DFT”
		1.4. Introductory Short Presentations
		1.4.a. <i>Giorgio Di Natale, Marie-Lise Flottes, Bruno Rouzeyre</i> , LIRMM, F, “Stuck-at-Faults Test using Differential Power Analysis”
		1.4.b. <i>Satoshi Ohtake, Kewal K. Saluja</i> , Nara Institute of Science and Technology, JP, Univ. Wisconsin-Madison, USA, “A Systematic Scan Insertion Technique for Asynchronous On-chip Interconnects”
		1.4.c. <i>Michael E. Imhof, Hans-Joachim Wunderlich, Christian G. Zoellin</i> , Universitaet Stuttgart, Ge, “Integrating Scan Design and Soft Error Correction in Low-power Applications”
		1.4.d. <i>Bin Zhou, Yi-Zheng Ye, Zhao-lin Li</i> , Harbin Institute of Technology Harbin, China, “Reducing Test Storage, Time and Power Using Partial TRC-Re seeding and Scan Segments Freezing”
		1.4.e. <i>Chunhua Yao and Kewal K. Saluja</i> , University of Wisconsin-Madison, USA, “A Study of Word Oriented Random-Access-Scan Based BIST for Low Area Overhead and Low Power”
		1.4.f. <i>Fabian Vargas, Cláudia A. Rocha, Augusto Farina</i> , PUCRS, Porto Alegre, Brazil, “Power, Performance and Memory Overhead-Aware Checkpoint Insertion Based on Profiling Deployed Software”
		1.4.g. <i>Detlef Streitferdt, Philipp Nenninger, Holger Kaul, Florian Kantz</i> , ABB AG, Corporate Research Center, Ge, “Low Power Development & Testing”
10:40 – 11:00	20m	Coffee break + Poster session

11:00 – 12:30	1h 30m	Session 2 – Thermal-aware Design and Variability (chair: Bernd Becker, Freiburg Univ., Ge)
		<p>2.1. (Invited) <i>Enrico Macii</i>, Politecnico di Torino, Italy, “Thermal-aware Design: Problems, Challenges, Solutions”</p> <p>2.2. <i>S. Roy, B. Cheng, C. Millar, M. F. Bukhori, N. A. Kamsani, A. Asenov</i>, University of Glasgow, Scotland, UK, “Intrinsic Timing Variability and Reliability of Nanoscale CMOS Circuits”</p> <p>2.3. (Invited) <i>Tobias Bjerregaard</i>, CEO Teklatch, Denmark, “Timing variability and noise margins: will scaling kill the guardbands?”</p> <p>2.4. <i>Domenik Helms, Marko Hoyer, Sven Rosinger, Wolfgang Nebel</i>, OFFIS Research Institute, Ge, “RT Level Makro Modelling of Leakage and Delay under Realistic PTV Variation”</p> <p>2.5. Introductory Short Presentations</p> <p>2.5.a. <i>René Kothe</i>, Brandenburg Tech. University, Cottbus, Ge, “A Scan Controller Concept for Low Power Scan Test”</p> <p>2.5.b. <i>Ivano Midulla</i>, DeFacTo Technologies SA, F, “Test Power Estimation @RTL”</p> <p>2.5.c. <i>J. Freijedo, J. Semiao, J.J. Rodriguez-Andina, F.Vargas, I.C.Teixeira, J.P.Teixeira</i>, IST/TUL, P, Univ. of Vigo, Spain, “Delay Modeling for Power Noise-Aware Design and Test of Nanometer Digital Circuits”</p> <p>2.5.d. <i>Sudip Roy, Ajit Pal</i>, Indian Institute of Technology Kharagpur, India, “Transistor Sizing with Optimal-Vt for Runtime Leakage Reduction and LessSensitive Design under Leff Variations”</p>
12:30 - 13:30	1h	Lunch
13:30 – 14:00	30m	Interactive session (posters / interactive / demos) Design tools from <i>DeFacTo</i> and <i>Teklatch</i> demonstrated
14:00 - 15:45	1h 45m	Session 3 – Power-aware Design and Test: DFT and EDA (chair: Patrick Girard, LIRMM, F)
		<p>3.1. (Invited) <i>Kaushik Roy</i>, Purdue Univ., USA, “Power Dissipation and Process Variation in Nanoscale CMOS Design: Test Challenges and Solutions”</p> <p>3.2. (Invited) <i>Janusz Rajski</i>, Mentor Graphics Corp., USA, “Power-aware DFT”</p> <p>3.3. <i>Irith Pomeranz</i>, Purdue Univ., USA, <i>Sudhakar M. Reddy</i>, Univ. of Iowa, USA, “Functional Broadside Tests with Minimum and Maximum Switching Activity”</p> <p>3.4. (Invited) <i>Richard Illman</i>, Cadence Design Systems, Inc., “ATPG Power Reduction Using Clock Gate “Default” Constraints”</p> <p>3.5. <i>J. Semião, J. Freijedo, J. Andina, F. Vargas, M. Santos, I. Teixeira, P. Teixeira</i>, IST/TUL, PUCRS, Brazil, P, Univ. Vigo, Spain, “Power and Time Management for Low-Power Design”</p>
15:45 – 16:05	20m	Coffee Break
16:05 – 16:50	45m	Session 4 – Panel: Challenges and Topics for Collaboration (moderator: <i>K. Roy</i>) Panelists: <i>T. Bjerregaard, R. Illman, S. Kundu, J. Rajski</i>
16:50 – 17:00	10m	Closing Remarks (<i>J.P. Teixeira, Alex Bystrov</i>)