

Sunday 25th	9:00-17:00 (at the hotel "Il Chiostro")	Tutorial 1 DFx: The convergence of test, manufacturing, and yield <i>Robert Altken, ARM</i>	Tutorial 2 IEEE 1500 - Building a Compliant Wrapper <i>T. McLaurin, ARM</i> <i>T. Waayers, NXP</i>
	20:00	Welcome reception at hotel Majestic with lakeside Italian flavors buffet	

Monday 26th	8:30-10:30	ETS'08 Plenary Opening		
	10:30-11:00	<i>Coffee Break</i>		
	11:00-12:30	Session 2A Testing and Monitoring for High Quality Requirements	Session 2B SoC Infrastructure	Session 2C <u>Vendor</u> ATE Architectures
	12:30-14:00	<i>Lunch</i>		
	14:00-15:30	Session 3A Advances in RF Testing	Session 3B Safe Test Generation and Design Validation	Session 3C <u>Vendor</u> Parallel Testing
	15:30-16:30	Session 4 – Posters and Coffee Break		
	16:30-18:00	Session 5A News from Memory Test	Session 5B Diagnosis: New Concepts and Industrial Application	Session 4C <u>Vendor</u> The power of DfT
	18:00-19:30	Session 6A - Panel 1		Session 6B - Panel 2
		Commercial tools for RTL Design-for-Test exist but how good are they?		No Beginners Beyond this Point
		Evening in Pizzeria		

Tuesday 27th	8:30-10:00	Session 7A Delay Faults: Simulation, Test Generation and DFT	Session 7B SoC Testing	Session 7C <u>Vendor</u> Potpourri
	10:00-11:00	Session 8 - Posters and Coffee Break		
	11:00-12:30	Session 9A On-Chip Resources for Mixed-Signal Devices	Session 9B <u>Special Session 1</u>	Session 9C <u>Vendor</u> Test Engineering
			NASA Flatsats: Spacecraft Testbeds for Mission Success	
	12:30-14:00	<i>Lunch</i>		
	14:00-15:00	Session 10A <u>Embedded Tutorial 1</u>	Session 10B <u>Embedded Tutorial 2</u>	Session 10C <u>Embedded Tutorial 3</u>
		Post-Silicon Validation and Debug	Update: the P1687 (IJTAG) Hardware Proposal for Efficient Embedded Instrument Access, Bandwidth, and Connectivity – the ABC's of Embedded Content	DFT/BIST Circuit Techniques Using Sigma-Delta Encoding Methods
16:00	Social Program			

Wednesday 28 th	8:30-10:00	Session 11A Solutions for Yield Enhancement	Session 11B Online Checking	Session 11C Vendor Design-for-Test
	10:00-11:00	Session 12 - <u>Posters</u> and Coffee Break		
	11:00-12:30	Session 13A <u>Embedded Tutorial 4</u>	Session 13B <u>Special Session 2</u>	
		Reliability, Availability and Serviceability of Networks-on-Chip	Collaborative Test Research in Europe	
	12:30-14:00	<i>Lunch</i>		
	14:00-15:30	Session 14 Soft Error Mitigation		
	16:00	ETS'08 Closing Session		

Thursday 29 th	Fringe Workshops Day	
	8:30-17:00	<p>Workshop on Reliability & DfX Engineering for System-in-Package Technologies - SiPeX</p> <p>Workshop on Low Power Design Impact on Test and Reliability - LPonTR</p>



13th IEEE European Test Symposium

Verbania, ITALY, May 25-29, 2008

