

TACOS: A Testability Allocation and Control System*

Laurent Ducerf-Bourbon¹ Peter Bukovjan² Meryem Marzouki^{1†}

¹LIP6 Laboratory, Couloir 55-65, 4 Place Jussieu, 75252 Paris Cedex 05, France
Laurent.Ducerf@lip6.fr Meryem.Marzouki@lip6.fr

²ON Semiconductor, B. Němcová 1720, 756 61 Rožnov p/R, Czech Republic
Peter.Bukovjan@onsemi.com

Abstract

This paper presents TACOS, a Testability Allocation and Control System. TACOS is a synthesis for testability environment which components can be integrated into a high-level synthesis flow. It transforms a VHDL RTL description of a data-path into its testable equivalent, supporting three testability methods: test point insertion, Scan and BIST. It also generates a test controller description, to be synthesized in the final circuit.

Keywords: Synthesis For Testability, High-Level DFT, Test Control

1 Introduction

TACOS is a tool-box, to be used by a designer in conjunction with a high-level synthesis system. Apart from its interactivity and versatility, this set of tools allows a high flexibility in its use, since it imposes neither a given testability methodology nor given test structure implementations. This paper details TACOS main components and its use in conjunction with a HLS system.

2 IDAT module

The IDAT tool is the core of TACOS. It is able to modify a data-path architecture, described in the VHDL format, making it testable either by test point insertion or by allocation of Scan [3] or BIST [2] structures into the data-path, according to the user requirements.

*This work has been partly supported by MEDEA-SMT Project, by a grant from the Grant Agency of Czech Republic, contract No. 102/98/1463 and by ON Semiconductor Czech Design Center in Rožnov p/R.

†Corresponding author

3 Dynamic library of FUs

IDAT makes use of a library, which provides testable functional units (FU) when they are available, as well as additional test structures. Some of these components are static or fixed, but most of them are dynamically generated according to a parameterized description provided by IDAT.

Our choice is that IDAT should equally access to all these sorts of elements, by formulating a request determining the functionality and interfacing parameters of a given FU. IDAT should then be provided back with a description of the desired components in VHDL format.

The dynamic library is then organized as a database: an interface interprets a textual request and dispatches it to connected tools, running logic synthesis if necessary (to extract design characteristics like area, propagation delays, etc.) and converting the results in VHDL format. This interface also allows the use of estimators, which can be an alternative to running logic synthesis tools: for most of the dynamic components, mathematic formulas have been developed to estimate design characteristics, saving thus CPU time.

3.1 BSG module

When BIST methodology is focused, the constraint we have put is that a single TPG and a single TRC should be shared by all non-BIST FUs. Consequently, the TPG (resp. TRC) should be able to generate (resp. analyze) variable width data. However, since IDAT operates at the RT-Level, the set of bit-width values of the FUs to consider is known and limited, allowing to avoid the definition of area-consuming fully reconfigurable test structures.

A BIST Structure Generator (BSG) has been de-

