Session 6A: Analog and Mixed-Signal Testing paper

6A.1

IEEE 1149.4 Mixed-Signal Test Bus Standard

A. Osseiran

Fluence Technologies, Switzerland

PDF

6A.2

Static and Dynamic On-Chip Test Response Evaluation Using a Two-Mode Comparator

D. De Venuto* - G. Matarrese* - M. J. Ohletz**

  * Politecnico di Bari, Italy

** Alcatel Microelectronics, Belgium  

PDF

6A.3

Towards an ADC BIST Scheme using the Histogram Test Technique

F. Azaïs - S. Bernard - Y. Bertrand - M. Renovell

LIRMM, France

PDF



Program

Authors